"Design and Evaluation of XOR Arbiter Physical Unclonable Function and its ..."

Naveenkumar R et al. (2022)

> Home

Details and statistics

DOI: 10.1007/S10836-022-06034-7

access: closed

type: Journal Article

metadata version: 2023-02-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/RSAP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/RSAP22
Naveenkumar R, N. M. Sivamangai, Napolean A, S. Sridevi Sathya Priya:
Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications. J. Electron. Test. 38(6): 653-666 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.