"A 0.5V-to-0.9V 0.2GHz-to-5GHz Ultra-Low-Power Digitally-Assisted Analog ..."

Bo Xiang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/CICC48029.2020.9075897

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/XiangFASZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/XiangFASZ20
Bo Xiang, Yongping Fan, James S. Ayers, James Shen, Dan Zhang:
A 0.5V-to-0.9V 0.2GHz-to-5GHz Ultra-Low-Power Digitally-Assisted Analog Ring PLL with Less Than 200ns Lock Time in 22nm FinFET CMOS Technology. CICC 2020: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.