axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,E:/vivado_2019/XILINX/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../text_overlay_ip_test.srcs/sources_1/bd/design_1/ipshare
FPGA MPSoC_XCZU2EG驱动OV5640摄像头采集视频实现字符叠加（Vivado HLS实现）.zip （3470个子文件） 
a.g.0 119KB 1068e84e9a63001c1468a9f43d210a7c 1KB 10bafe4f9a63001c1468a9f43d210a7c 1KB __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B libxil.a 6.17MB libxil.a 5.2MB libxil.a 3.01MB libxil.a 3.01MB libgcc.a 1.73MB libc.a 1.02MB libxilsecure.a 588KB libxilsecure.a 587KB libxilskey.a 577KB libm.a 576KB libxilpm.a 574KB libxilfpga.a 296KB libxilffs.a 249KB libgloss.a 22KB AXIvideo2Mat.adb 283KB add_text.adb 237KB AXIvideo2Mat.bind.adb 199KB text_overlay.adb 174KB Mat2AXIvideo.adb 173KB add_text.bind.adb 164KB AXIvideo2Mat.sched.adb 154KB add_text.sched.adb 131KB text_overlay.bind.adb 119KB Mat2AXIvideo.bind.adb 118KB Mat2AXIvideo.sched.adb 91KB text_overlay.sched.adb 90KB Block_Mat_exit45_pro.adb 54KB Block_Mat_exit45_pro.bind.adb 36KB Block_Mat_exit45_pro.sched.adb 29KB .analytics 1KB autopilot.apfmapping 559B vivado_hls.app 699B solution1.aps 4KB assumedExternalFilesCache 4B .automg_exit 32B .autopilot_exit 22B b0e0154f9a63001c1468a9f43d210a7c 1KB ipi_example.bat 452B pack.bat 375B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B text_overlay.g.bc 1.63MB text_overlay.bc 1.63MB a.pp.bc 1.52MB a.g.bc 1.52MB a.pp.0.bc 1.52MB a.g.0.bc 1.52MB a.o.1.tmp.bc 1.49MB a.o.1.bc 1.47MB a.g.1.bc 1.47MB a.g.2.bc 1.46MB a.g.2.prechk.bc 1.46MB a.o.3.bc 1.46MB a.o.2.bc 1.45MB useless.bc 30KB design_1.bd 119KB bd_6f02.bd 101KB bd_6f02.bd 101KB design_1_wrapper.bif 225B design_1_wrapper.bit 5.31MB design_1_wrapper.bit 5.31MB design_1_wrapper.bit 5.31MB design_1_wrapper.bit 5.31MB design_1_wrapper.bit 5.31MB design_1_wrapper.bit 5.31MB bd_6f02.bxml 13KB design_1.bxml 9KB ffunicode.c 1.87MB共 3470 条
- 1
- 2
- 3
- 4
- 5
- 6
- 35
资源评论
不脱发的程序猿
- 粉丝: 27w+
- 资源: 5890
最新资源
- 西门子s7 200smart与3台英威腾GD变频器通讯实战程序 原创可直接用于生产的程序，程序带注释，并附送触摸屏程序，有接线方式和设置，通讯地址说明等 程序采用轮询，可以后续根据要求适当修
- 标签打印C#控制程序源代码，适合自己进行二次开发 软件可以自己编辑标签，可以自动条形码或二维码的位置
- 松下FP-XHC60T 标准可带18轴中型程序，总共逻辑1万多步，含昆仑通态触摸屏程序(触摸屏附带配方功能，以及产能统计:)， 项目功能完整主站与两个从站采用PLC链接通讯，该程序为标准框架，故障，复
- WPF智慧工厂数据平台 1, 提供一个智慧工厂数据平台框架 2,理解wpf的设计模式 3,学习如何绘制各种统计图 4,设计页面板块划分 5,如何在适当时候展现动画 有盆友问，这个是否带数据库
- yolo目标检测数据-抽烟、打电话、打哈欠数据集5665张含yolo标签文件（可用于疲劳检测、司机行为检测）.zip
- FLAC3D锚杆辅助生成软件根据CAD图自动打锚杆 使用感受 在CAD画出锚杆，启动软件会生成锚杆命令流，call入flac中即可或者复制到自己命令流中，十分便捷 由于开发成软件，永久使用
- 施耐德ATV71原厂纸质原理图纸 施耐德ATV71变频器原理图纸，可以用来研究变频器电路的结构组成、控制原理，为搞清楚变频电路的控制原理、信号的来龙去脉提供科学依据，更能够做为变频器
- 信捷XC PLC与3台施耐德ATV12变频器通讯程序 信捷XC PLC与3台施耐德ATV12变频器通讯，可靠稳定，同时解决施耐德ATV12变频器断电重启后，自准备工作，无需人为准备 器件：信捷XC3
- 电动自行车方案，资料齐全 成熟电动自行车代码方案，学习好资料 中颖中颖电动自行车代码方案，包含代码，原理图，pcb，说明文档 不论是学习电动车代码还是学习电流环，速度环，Pid调节，都是很好
- 三菱PLC FX5U 伺服机器人程序 包括三菱FX5U程序，威纶通触摸屏程序，IO表，材料清单，eplan和PDF电气图 4轴伺服程序，1个机器人，FX5U结构化编程
- 电机启动模型 Matlab simulink 可用于模拟电压暂降等电能质量问题，适配于本家的IEEE 33节点模型
- python入门-外星人小游戏
- 高压大功率电动汽车360V方案 电动汽车高压电机控制器360v乘用车平台，某知名电控厂家主推 产品，软件源代码，软件FOC矢量控制算法，boot源码，全部开源，强大的上位机调试工具带实时波形显示，原理
- matlab 多智能体系统编队控制仿真，非线性，一致性，领导跟随控制，有限时间控制等
- 蛋白质功能预测中的深度学习方法：结合序列与互作网络的深层分类模型（DeepGO）
- 三菱纯水设备程序纯水设备程序 使用三菱A系列 PLC和三菱A985GOT触摸屏，也可以额外有偿转移指其他触摸屏，比如昆仑通态和威纶通还有信捷等等
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
