Github State | Top Language |
---|---|
鎴戞槸鐜嬭獮锛屼氦閫氬ぇ瀛哥爺绌剁敓锛屾垜鐨勫皥闀锋槸鏁镐綅闆昏矾瑷▓锛屽叿鍌欓珮鐔熺反搴︾殑 Verilog 鑸� Python 銆�/p>
鐩墠闁嬫簮浜嗕竴浜涘皥妗堜綔鐐哄缈掓暩浣嶉浕璺殑鍊熼彙锛屼互涓嬫槸鎴戣嚜璞殑浣滃搧锛�/p>
-
SOC: FSIC Design
-
Memory controller: SDRAM controller
-
ML Accelerator: 4x4 TPU, Bit-serial-CIM-Convolution-IP
-
FPGA: AAML final proj