Skip to content
View kevin861222's full-sized avatar
馃榾
Focusing
馃榾
Focusing

Block or report kevin861222

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user鈥檚 behavior. Learn more about reporting abuse.

Report abuse
kevin861222/README.md

Typing SVG

Github State Top Language
Anurag's GitHub stats Top Langs

鎴戞槸鐜嬭獮锛屼氦閫氬ぇ瀛哥爺绌剁敓锛屾垜鐨勫皥闀锋槸鏁镐綅闆昏矾瑷▓锛屽叿鍌欓珮鐔熺反搴︾殑 Verilog 鑸� Python 銆�/p>

鐩墠闁嬫簮浜嗕竴浜涘皥妗堜綔鐐哄缈掓暩浣嶉浕璺殑鍊熼彙锛屼互涓嬫槸鎴戣嚜璞殑浣滃搧锛�/p>

Popular repositories Loading

  1. NYCU-ICLAB-2024-Spring NYCU-ICLAB-2024-Spring Public

    瓒呰┏绱� ICLAB 2024 Spring 淇蹇冨緱 & 淇鎸囧崡锛屽惈璩囨簮鏁寸悊

    Verilog 65 9

  2. SDRAM_controller SDRAM_controller Public

    SDRAM controller

    Verilog 3

  3. 112_SOC_final_project 112_SOC_final_project Public

    Forked from pocper/112_SOC_final_project

    soc lab final project

    Verilog 3 1

  4. NYCU-ICLAB-2024-Autumn NYCU-ICLAB-2024-Autumn Public

    鍒嗕韩涓�涓嬭�佷汉鐨� final project 鎬濊矾

    Verilog 2 1

  5. NYCU_AFPGA NYCU_AFPGA Public

    闆绘帶鎵�姝愰櫧鐩熸暀鎺�<閫查殠鍙▼寮忛倧杓郴绲辫ō瑷堣垏鎳夌敤>

    Verilog 1

  6. SOC_FIR-AXI SOC_FIR-AXI Public

    FIR IP with AXI-Lite & AXI_stream

    Verilog 1